Application Note 319 Comparison of MM74HC to 74LS, 74S and 74ALS Logic
ثبت نشده
چکیده
The MM54HC/MM74HC family of high speed logic components provides a combination of speed and power characteristics that is not duplicated by bipolar logic families or any other CMOS family. This CMOS family has operating speeds similar to low power Schottky (54LS/74LS) technology. MM54HC/MM74HC is approximately half as fast (delays are twice as long) as the 54ALS/74ALS and 54S/74S logic. Compared to CD4000 and 54C/74C, this is an order of magnitude improvement in speed, which is achieved by utilizing an advanced 3.5 micron silicon gate-recessed oxide CMOS process. The MM54HC/MM74HC components are designed to retain all the advantages of older metal gate CMOS, plus provide the speeds required by today’s high speed systems. Another key advantage of the MM54HC/MM74HC family is that it provides the functions and pin outs of the popular 54LS/74LS series logic components. Many functions which are unique to the CD4000 metal gate CMOS family have also been implemented in this high speed technology. In addition, the MM54HC/MM74HC family contains several special functions not previously implemented in CD4000 or 54LS/74LS. Although the functions and the speeds are the same as 54LS/74LS, some of the electrical characteristics are different from either LS-TTL, S-TTL or ALS-TTL. The following discusses these differences and highlights the advantages and disadvantages of high speed CMOS. AC PERFORMANCE As mentioned previously, the MM54HC/MM74HC logic family has been designed to have speeds equivalent to LS-TTL, and to be 8–10 times faster than CD4000B and MM54C/ MM74C logic. Table 1 compares high speed CMOS to the bipolar logic families. HC-CMOS gate delays are typically the same as LS-TTL, and ALS-TTL is two to three times faster. S-TTL is also about twice as fast as HC-CMOS. Flip-flop and counter speeds also follow the same pattern.
منابع مشابه
Hotel Location Problem Using Erlang Queuing Model under Uncertainty (RESEARCH NOTE)
Determining and selecting an appropriate location to construct a hotel is one of the most challenging concerns which hotel industry investors are facing with. In this study we attempt to find a suitable response to this research/application need by a mathematical model using the queueing theory and the fuzzy logic. Therefore hotel, the reception system and travelers accommodations are formulate...
متن کاملOptimized Fuzzy Logic for Nonlinear Vibration Control of Aircraft Semi-active Shock Absorber with Input Constraint (TECHNICAL NOTE)
Landing impact and runway unevenness have proximate consequence on performance of landing gear system and conduce to discomfort of passengers and reduction of the pilot’s capability to control aircraft. Finally, vibrations caused by them result in structure fatigue. Fuzzy logic controller is used frequently in different applications because of simplicity in design and implementation. In the pre...
متن کاملTrajectory Tracking of a Mobile Robot Using Fuzzy Logic Tuned by Genetic Algorithm (TECHNICAL NOTE)
In recent years, soft computing methods, like fuzzy logic and neural networks have been presented and developed for the purpose of mobile robot trajectory tracking. In this paper we will present a fuzzy approach to the problem of mobile robot path tracking for the CEDRA rescue robot with a complicated kinematical model. After designing the fuzzy tracking controller, the membership functions an...
متن کاملAN-376 Logic-System Design Techniques Reduce Switching-CMOS Power
By adopting certain techniques in the design of your CMOS-based logic system, you can effect dramatic reductions in the transitional power these zero-quiescent-current devices consume when switching. This article describes ways to reduce the power consumption in logic designs using high-speed CMOS ICs. The MM74HC logic family has near-zero power dissipation when in the quiescent mode. Its only ...
متن کاملApplication Note 339 Fairchild's Process Enhancements Eliminate the CMOS SCR Latch-Up Problem In 74HC Logic
INTRODUCTION SCR latch-up is a parasitic phenomena that has existed in circuits fabricated using bulk silicon CMOS technologies. The latch-up mechanism, once triggered, turns on a parasitic SCR internal to CMOS circuits which essentially shorts VCC to ground. This generally destroys the CMOS IC or at the very least causes the system to malfunction. In order to make MM54HC/MM74HC high speed CMOS...
متن کامل